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Abstract 
The behaviors of the Snapback stress in LDD NMOSFET are studied in ultra-short and ultra-thin LDD NMOSFET’s. 
The avalanche hot holes and electrons together inject into oxide during Snapback stress, much interface states and 
neutral electron traps are generated. The increase of the oxide neutral electron traps can cause the increase of SILC 
and the appearance of soft breakdown. 
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1. preface 
Snapback bias means a state of the grounding of the NMOSFET gate, source, and substrate in the first 
(the connection device is called GGNMOSFET, i.e. gate grounding NMOSFET), and then imposing a 
current stress Id on the drain terminal. In VLSI IC, the protection between Vdd and Vss is needed, which 
usually applies GGNMOSFET structure. When GGNMOSFET bias is in the state of Snapback, hot holes 
can be injected into the gate oxide, and the injection of hot holes can cause the problem on gate oxide 
reliability[1-4]. The Snapback conduction mode means that there is a parasitic NPN, making a transverse 
parasitic BJT in NMOS transistor. This kind of conduction mode, with a high quality of current 
transmission, makes NMOSFET shunt a lot of ESD current under Snapback conduction mode. 
The paper mainly focuses on the degradation of ultra-short and ultra-thin NMOS under DC-Snapback 
stress and the damage and property of gate oxide caused by the stress, especially making an analysis on 
the mechanism of the device degradation caused by the Snapback stress. 
2. experiments and result 
The devices used in this paper are LDD NMOSFETs, fabricated in a standard 90nm CMOS 
technology. The LDD NMOSFET is a surface device with n+ poly-Si gate. The gate oxide thickness (Tox) 
of the device is 1.4nm with decoupled-plasma-nitridation (DPN) processing. The MOSFETs have a 
channel length of 0.09μm, width of 10μm and gate oxide thickness of 1.4nm. The operation voltage is 
1.0V for the MOSFETs. Agilent B1500A high-precision semiconductor parameter analyzer was used to 
conduct the tests. Stress was interrupted at regular intervals and device parameters were measured. All 
experiments are performed at room temperature. 
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Figure 1. the degradation of parameters in NMOSFET under the DC-Snapback stress 
Figure 1 shows the degradation of parameters in NMOSFET under DC-Snapback stress. The Snapback 
stress was performed at Id=800μA, while the source and drain electrodes were grounded. The threshold 
voltage (Vth) is adopted by means of maximal transconductance (Gmmax) method in the linear drain current 
(Idlin); and Idlin is in the test condition of Vd=0.05V, and Vg scanning from 0 to 1V; the saturation drain 
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current (Idsat) is in the test condition of Vd=1V, and Vg scanning from 0 to 1V. Seen from the experimental 
result, Vth grows with the increase of the stress time, while the transconductance in the linear area and 
output current decline with the increase of the stress time. The degradation of Vth is the most serious. 
Figure 2 shows the comparison of Vth degradation under various Snapback stresses. Therefore, the more 
the stress drain current is, the more degradation of the device is. 
 
100 1000
1
10
NMOSFET Tox=1.4nm,W/L=10μm/0.09μm
snapback stress  Vg=Vs=Vb=0
ΔV
th
/V
th
0 
/%
Stress time/s
 Id=600uA
 Id=800uA
 Id=1mA
 
Figure 2. Vth degradation under various Snapback stresses 
Figure 3 shows the change of SILC（Stress Induced Leakage Current）with stess time under the 
Snapback stress. We suppose (Ig-Ig0)/(Ig0) as the SILC, where Ig is the gate leakage current measured from 
the interruption of stress, and Ig0 is the initial gate leakage current. The SILC is measured at Vg=0.8V 
during the Snapback stress. The figure shows that SILC grows with the increase of stress time in the log-
log scale, having several mutations. The arrow shows the appearance of breakdown. 
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Figure 3. time evolution of SILC under Snapback stress in NMOSFET. 
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3. the mechanism of device degradation under Snapback stress 
In the strong fields, carriers in semiconductors can be heated, and some of the carries can receive 
enough energy. These carriers may transmit the energy that received through collision to the electron on 
the edge of valence band, and the electrons can ionize and produce electron-hole pair, which is called 
impact ionization. The electron and hole produced goes to the opposite direction in the electronic field, 
and produces the new electron-hole pair through the heating of electronic field. In terms of the method, 
the carriers can be produced with strong proliferation. The phenomenon is called avalanche multiplication 
effect. 
In the condition of Snapback bias, the avalanche multiplication effect caused by the strong field in the 
drain electrode generates plenty of electron-hole pairs, which are collected by the drain electrode. Most of 
the holes can flow into the substrate, and the other hot holes can be injected into the oxide near the drain. 
As for the short channel NMOSFET, certain holes can reach source diffusion area with Snapback bias. 
When avalanche hot holes inject into the gate oxide, the interface states can be induced and lead to the 
degradation of transconductance. When most holes get through the substrate, the electrical potential of the 
substrate near the channel increases because of the exsiting of substrate resistance, and finally an electrical 
field from the Si-SiO2 interface to the substrate can form. During the stress, the hot holes leaving from 
drain to substrate and source produce the electron-hole pairs through impact ionization. With the impact 
of electrical field pointing to the substrate, the hot electrons generated can inject into the oxide. Since the 
oxide is very thin, the holes trapped in the oxide are unstable. On the one hand, the electrons in the gate 
can directly inject into oxide during they tunnel from n+ polysilicon gate to the underlying n- drain 
extension, on the other hand, the hot holes generated in the substrate can inject into the oxide as well, and 
those injected electrons are easy to combine with the trapped positive charge in the oxide[5]. When 
electrons and holes are compounded in the oxide, the new neutral trap can be produced. After these 
neutral traps capture the electrons in the oxide, the increase of Vth occurs 
The research of DiMaria and Salman[6,7] show that SILC can be explained by tunneling assisted by the 
neutral electron trap in the oxide. The defect energy level of the neutral electron trap decreases the 
tunneling barrier of the oxide, and increases the tunneling probability, which is the tunneling assisted by 
the traps in the oxide. Under the Snapback stress, plenty of neutral traps are produced in the oxide. In the 
measuring of SILC, many more electrons can tunnel through the oxide with the trap assistance, which 
makes the gate current increase with the stress time. With the sustaining of the stress, the neutral traps 
keep growing in the oxide. When the traps in a local region accumulate into a certain critical value in the 
oxide, they can form a tiny current channel, which leading to the sudden increase of the gate current and 
producing soft breakdown[1]. It is very easy for the soft breakdown to happen in MOS device with the 
ultra-thin gate oxide. After the soft breakdown, the sustainable stress can produce more current channels, 
leading to many occurrences of soft breakdown. SILC can be used to demonstrate breakdown. As shown 
in figure 3, SILC curve shows several jump occurrences, which means that there are several soft 
breakdown occured in the oxide. 
 
4. Conclusion 
The paper makes an analysis on the degradation in ultra-thin an ultra-short channel NMOSFET under 
Snapback stress. Under the Snapback stress, threshold voltage grows with the increase of the stress time, 
while transconductance in the linear area and output current decrease with the increase of the stress time. 
Threshold voltage is with the greatest degradation. The more the stress drain current is, the more the 
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device degradation is. Under the Snapback stress, SILC grows with the increase of the stress time, with 
several soft breakdown occurrences. In the Snapback bias condition, the avalanche multiplication effect 
caused by strong electrical field near drain terminal can produce plenty of electron-hole pairs. With the 
help of the strong electrical field, the electrons and holes can inject together into the oxide. The neutral 
traps can be produced in the oxide with the Snapback bias. During the Snapback stress, SILC and soft 
breakdown come from the assistant tunneling of the neutral traps in the oxide. 
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